

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

DATE MAILED: 03/13/2003

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/071,348	02/08/2002	Daniel R. Meacham	P04986	2784
75	90 03/13/2003			
Docket Clerk			EXAMINER	
P.O. Drawer 800889 Dallas, TX 75380			COX, CASSANDRA F	
			ART UNIT	PAPER NUMBER
		•	2816	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
,	•	10/071,348	MEACHAM ET AL.	,				
Office Action Summary		Examiner	Art Unit					
	ı	Cassandra Cox	2816					
	- The MAILING DATE of this communication app	ears on the cover sh	eet with the correspondence add	dress				
Period fo	• •	/ IC CCT TO EVDID	E AMONTH/C) EDOM					
THE N - Exten after: - If the - If NO - Failur - Any re earne	DRTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, apply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	66(a). In no event, however, within the statutory minimurill apply and will expire SIX cause the application to be	may a reply be timely filed m of thirty (30) days will be considered timely (6) MONTHS from the mailing date of this co come ABANDONED (35 U.S.C. § 133).					
Status 1\⊠	Responsive to communication(s) filed on <u>08 F</u>	iahruany 2002						
1)⊠ 2a)⊟		<i>ebruary 2002</i> . s action is non-final						
3)□	Since this application is in condition for allowa			e morite is				
	closed in accordance with the practice under <i>l</i> on of Claims			z mento io				
4)🖾	4)⊠ Claim(s) <u>1-21</u> is/are pending in the application.							
•	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)□	5) Claim(s) is/are allowed.							
6)⊠	Claim(s) <u>1-5,8-12 and 15-19</u> is/are rejected.							
7)🖂	Claim(s) <u>6,7,13,14,20 and 21</u> is/are objected to	ı .						
-	Claim(s) are subject to restriction and/or	election requireme	nt.					
· · · _	on Papers							
	The specification is objected to by the Examiner		-					
10) 🔀 1	The drawing(s) filed on <u>08 February 2002</u> is/are:		•					
441	Applicant may not request that any objection to the he proposed drawing correction filed on							
' '				ж.				
If approved, corrected drawings are required in reply to this Office action. 12) The oath or declaration is objected to by the Examiner.								
	nder 35 U.S.C. §§ 119 and 120							
	Acknowledgment is made of a claim for foreign	priority under 35 H	S.C. & 119(a)-(d) or (f)					
• • •	☐ All b)☐ Some * c)☐ None of:	priority ariable be b	(o. o. g / ro(a) (o) or (i).					
, -	1.☐ Certified copies of the priority documents	have been receive	d.					
	Certified copies of the priority documents have been received in Application No							
	Copies of the certified copies of the priori application from the International Bur ee the attached detailed Office action for a list of	ity documents have eau (PCT Rule 17.2	been received in this National \$2(a)).	Stage				
_	cknowledgment is made of a claim for domestic	·		application).				
_a)	The translation of the foreign language procknowledgment is made of a claim for domestic	visional application	has been received.					
Attachment	•							
2) Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 No	erview Summary (PTO-413) Paper No(stice of Informal Patent Application (PTC err:					

Art Unit: 2816

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-5 and 15-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dow et al. (U.S. Patent No. 5,926,052) in view of Notani et al. (U.S. Patent No. 6,396,888).

In reference to claim 1, Dow discloses a circuit having a first current controlled delay line (113) capable of receiving an FSK signal and delaying the FSK signal by a desired time delay to thereby produce a time-delayed FSK signal; a first multiplier (114) capable of receiving and multiplying the FSK signal and the time-delayed FSK signal to thereby produce an output product signal (103) proportional to a phase shift between the FSK signal and the time-delayed FSK signal. Dow does not disclose a delay locked loop comprising a second current controlled delay line. Notani discloses in Figure 18 a circuit having a first current controlled delay line (7N) and a delay locked loop comprising a second current controlled delay line (71) substantially similar to the first current controlled delay line (7N), wherein the delay locked loop receives a reference clock signal (CKFP1) having a time period equal to the desired time delay and adjusts a control current level in the second current controlled delay line (71) until a delay of the second current controlled delay line (71) matches the time period of the reference clock

Art Unit: 2816

signal, wherein the control current level is then used to adjust a delay of the first current controlled delay line (7N). It would have been obvious to one skilled in the art at the time of the invention that the delay locked loop of Notani could be used in the circuit of Dow as an alternative method of controlling the delay line (113) for the added benefit of being able to control variations in the delay line of Dow caused by manufacturing conditions and environmental changes. The same applies to claim 15.

In reference to claim 2, the limitation is seen to be a design expedient based on the environment. While Notani does not specifically say that the second controlled delay line is controlled by adjusting its bias current, it is well-known in the art that this is one way of controlling delay lines. Because Notani does not disclose the exact structure of his delay lines (71-7N), any type of controllable delay line could be used including current controlled delay lines. The same applies to claims 3, 16, and 17.

In reference to claim 4, Notani discloses in Figure 18 that the delay locked loop comprises a phase detector (4) having a first input for receiving the reference clock signal (CKFP1) and a second input for receiving an output signal (DCKFP1) of the second current controlled delay line (71) and generating a correction control signal (Vb) determined by a phase difference between the reference clock signal (CKFP1) and the output signal (DCKFP1) of the second current controlled delay line (71). The same applies to claim 18.

In reference to claim 5, Notani discloses in Figure 20 that the second current controlled delay line may also be configured as an oscillator (8). The same applies to claim 19.

Art Unit: 2816

3. Claims 8-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dow et al. (U.S. Patent No. 5,926,052) in view of Notani et al. (U.S. Patent No. 6,396,888) as applied to claims 1-5 and 15-19 above, and further in view of Bagby (U.S. Patent No. 5,319,679).

In reference to claim 8, Dow in view of Notani discloses all the limitations of the claim as mentioned above with respect to claims 1 and 15, except Dow and Notani do not disclose demodulation circuitry capable of receiving an incoming radio frequency (RF) signal and generating therefrom a frequency-shift keyed (FSK) signal having a nominal frequency, f. Bagby discloses in Figure 1, demodulation circuitry (20, 21) capable of receiving an incoming radio frequency (RF) signal (14) and generating therefrom a frequency-shift keyed (FSK) signal (which is seen to be the output of block 21) having a nominal frequency, f (see column 3, lines 20-26 and 49-59).

In reference to claim 9, the limitation is seen to be a design expedient based on the environment. While Notani does not specifically say that the second controlled delay line is controlled by adjusting its bias current, it is well-known in the art that this is one way of controlling delay lines. Because Notani does not disclose the exact structure of his delay lines (71-7N), any type of controllable delay line could be used including current controlled delay lines. The same applies to claim 10.

In reference to claim 11, Notani discloses in Figure 18 that the delay locked loop comprises a phase detector (4) having a first input for receiving the reference clock signal (CKFP1) and a second input for receiving an output signal (DCKFP1) of the second current controlled delay line (71) and generating a correction control signal (Vb)

Art Unit: 2816

determined by a phase difference between the reference clock signal (CKFP1) and the output signal (DCKFP1) of the second current controlled delay line (71).

In reference to claim 12, Notani discloses in Figure 20 that the second current controlled delay line may also be configured as an oscillator (8).

Allowable Subject Matter

- 4. Claims 6-7, 13-14, and 20-21 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 5. The following is a statement of reasons for the indication of allowable subject matter: Claims 6-7, 13-14, and 20-21 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 4 that further comprises a third current controlled delay line (410B) and a second multiplier (415B) in combination with the rest of the limitations of the base claims and any intervening claims.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cassandra Cox whose telephone number is 703-306-5735. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:30 PM and on alternate Fridays from 8:00 AM to 4:30 PM.

Page 6

Application/Control Number: 10/071,348

Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (703)-308-4876. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

CC

March 9, 2003

/ TAMOTHY P. CALLAHAN UPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2800